
Differential AC and DC Input Levels
differential input high DC
differential input low DC
differential input high AC
differential input low AC
Used to define a differential signal slew-rate.
For CK_t - CK_c use VIH.CA/VIL.CA(AC) of ADD/CMD and VREFCA;
These values are not defined; however, the differential signals CK_t - CK_c, need to be within the
respective limits (VIH.CA(DC) max, VIL.CA(DC)min) for single-ended signals as well as the limitations for
overshoot and undershoot.
Single-ended AC & DC output levels
DC output high measurement level
DC output mid measurement level
DC output low measurement level
AC output high measurement level
AC output low measurement level
The swing of ± 0.15 × VDDQ is based on approximately 50% of the static single-ended output
peak-to-peak swing with a driver impedance of RZQ/7Ω and an effective test load of 50Ω to VTT = VDDQ.
Differential AC & DC output levels
AC differential output high
measurement level
AC differential output low
measurement level
The swing of ± 0.3 × VDDQ is based on approximately 50% of the static differential output peak-to-peak
swing with a driver impedance of RZQ/7Ω and an effective test load of 50Ω to VTT = VDDQ at each of the
differential outputs.
Komentarze do niniejszej Instrukcji